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We describe the hardware, gateware, and software developed at Raytheon BBN Technologies
for dynamic quantum information processing experiments on superconducting qubits. In
dynamic experiments, real-time qubit state information is fedback or fedforward within a
fraction of the qubits’ coherence time to dynamically change the implemented sequence. The
hardware presented here covers both control and readout of superconducting qubits. For
readout we created a custom signal processing gateware and software stack on commercial
hardware to convert pulses in a heterodyne receiver into qubit state assignments with minimal
latency, alongside data taking capability. For control, we developed custom hardware with
gateware and software for pulse sequencing and steering information distribution that is
capable of arbitrary control flow on a fraction superconducting qubit coherence times. Both
readout and control platforms make extensive use of FPGAs to enable tailored qubit control
systems in a reconfigurable fabric suitable for iterative development.
I. INTRODUCTION
Building a large scale quantum information processor
is a daunting technology integration challenge. Most cur-
rent experiments demonstrate static circuits, where a pre-
compiled sequence of gates is terminated by qubit measure-
ments. In some cases, conditional control flow is emulated
by postselecting data on certain measurement outcomes1,
or by gating duplicate hardware behind a switch to handle
a single branch in a pulse program2,3. However, because
of the need for quantum error correction4, fault-tolerant
quantum computation is inevitably an actively controlled
process. This active control may manifest as: continuous
entropy removal from the system via active reset5, active
error correction after decoding syndrome measurements,
Pauli frame updates for subsequent pulses after state
injection6,7, or non-deterministic “repeat-until-success”8
gates. The community is now tackling the challenge of
dynamically steering an experiment within the coherence
time of the qubits9–12. For superconducting qubits this
coherence time—although continuously improving—is cur-
rently 50–100µs. To achieve control fidelities compatible
with expected thresholds for fault-tolerant quantum com-
putation7,13, the feedback/feedforward time must be less
than 1% of this coherence time, or on the order of a few
hundred nanoseconds.
Superconducting qubit control systems send a coordi-
nated sequence of microwave pulses, with durations from
tens to hundreds of nanoseconds, down coaxial lines of a
dilution refrigerator to implement both control and read-
out of the qubits. Currently, the microwave pulses are
produced and recorded at r.f. frequencies by mixing up
or down with a microwave carrier, allowing commonly
available ≈ 1 GS/s digital-to-analog (DAC) and analog-
to-digital (ADC) converters to be used. In the circuit
quantum electrodynamics (QED) platform14, the qubit
state is encoded in the amplitude and phase of a mea-
surement pulse that interacts with a microwave cavity
coupled dispersively to the qubit. This microwave pulse
a)Corresponding author: blake.johnson@raytheon.com
is typically captured with a room temperature receiver,
then converted into a qubit state assignment via a digi-
tal signal processing (DSP) pipeline. Programming the
control sequences for dynamic experiments also requires
a supporting framework from the pulse sequencing lan-
guage and hardware. Conventional arbitrary waveform
generator (AWG) sequence tables are far too restrictive
to support control flow beyond simple repeated sections.
The desired control flow requires conditional execution,
loops with arbitrary nesting, and subroutines for code
reuse.
The required timescale for active control is beyond the
capabilities of a software solution running on a general
purpose operating system; however, it is within reach
of custom gateware running on field programmable gate
arrays (FPGAs) directly connected to analog ↔ digital
converters for both qubit control and measurement. Many
groups in superconducting and ion trap quantum com-
puting have turned to this approach and started to build
a framework of controllers and actuators. For trapped
ions, the Advanced Real-Time Infrastructure for Quantum
physics (ARTIQ)15 is a complete framework of hardware,
gateware, and software for controlling quantum infor-
mation experiments. However, ARTIQ’s control flow
architecture uses general purpose CPUs implemented
in FPGA fabric, so called soft-core CPUs, which can-
not maintain the event rate required by superconducting
qubits (gates are 1–2 orders of magnitude slower in ion
traps). Researchers at UCSB/Google16,17, ETH Zurich2,
TU Delft3,18, and Yale12 have also built superconducting
qubit control and/or readout platforms using FPGAs, and
even explored moving them to the cryogenic stages19,20,
but have generally not made these tools available to the
broader quantum information community.
In this work, we introduce the QDSP framework and Ar-
bitrary Pulse Sequencer 2 (APS2) for qubit readout and
control, respectively. QDSP implements state assignment
and data recording in FPGA gateware for a commercially
available receiver/exciter system (the Innovative Integra-
tion X6-1000M, also used in the Yale work12). We show
how latency can be minimized for rapid qubit state de-
cisions by consolidating many of the conventional DSP
stages into one. The APS2, shown in Fig. 1, has gate-
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2FIG. 1. A fully-populated APS2 system, with 18 analog
output channels (9 APS2 modules) and a trigger distribution
module (TDM, far right). Each APS2 module provides two
14-bit analog output channels with 1.2 GS/s sampling rate and
four digital marker channels. The 6U enclosure provides power
and cooling. Inter-module signaling is handled by the star net-
work of SATA cables between the TDM and each APS2 output
module. Host control is via 1Gb Ethernet to each module with
a combination of a Comblock 5402 TCP stack, APS2-Comms cus-
tom HDL (github.com/BBN-Q/APS2-Comms) and the libaps2
C++ software driver (github.com/BBN-Q/libAPS2)
ware designed to naturally support arbitrary control flow
in quantum circuit sequences on superconducting qubits.
For circuits involving multiple qubits, state information
from many qubits must be collated and synthesized into a
steering decision by a controller. To this end we designed
the Trigger Distribution Module (TDM) to capture up
to eight channels of qubit state information, execute ar-
bitrary logic on an FPGA, and then distribute steering
information to APS2 output modules over low-latency
serial data links. All the systems presented here are either
commercially available or full source code for gateware and
drivers has been posted under a permissive open-source
license.
To validate the developed gateware and hardware we
demonstrate multi-qubit routines and quantum gates that
require feedback and feedforward: active qubit initial-
ization, entanglement generation through measurement,
and measurement-based logic gates. Although these are
specific examples, they are implemented in a general
framework that enables arbitrary steering of quantum
circuits. Furthermore, with appropriate quantum hard-
ware, different circuits are all achieved without re-wiring
the control systems, but simply by executing different
programs on the APS2 and TDM.
II. QUBIT STATE DECISIONS IN HARDWARE
The first requirement for quantum feedback is extract-
ing qubit state decisions with minimal latency. Typical
superconducting qubit measurements involve sending a
microwave pulse to a readout resonator, recording the re-
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FIG. 2. Block diagram of typical superheterodyne receiver
qubit decision chain: filtering/decimation, demodulation, fil-
tering/decimation, integration and thresholding. The filtering
and decimating may be combined into a polyphase decimat-
ing filter. This filter may also consist of multiple stages for
stability or efficiency reasons.
flected/transmitted signal, filtering noise and other out-of-
band signals, and reducing the record to a binary decision
about the qubit state. Conventionally, this is accom-
plished with a superheterodyne transmitter and receiver
operating with an intermediate frequency (IF) of 10s of
MHz which allows the IF stages to be handled digitally.
Since many measurement channels may be frequency
multiplexed onto the same line, the DSP chain involves
several stages of filtering to channelize the signal. This in-
volves mixing the captured record with a continuous wave
(CW) IF signal—produced by a numerically controlled os-
cillator (NCO)—and several low-pass filtering and decima-
tion stages to recover a baseband complex-valued phasor
as a function of time (Fig. 2). This complex-time series is
then integrated with a kernel, which may be a simple box
car filter or optimized to maximally distinguish the qubit
states21,22. A final qubit state is determined by thresh-
olding the integrated value. These receiver functions,
which have frequently been implemented in software, are
ideally suited to DSP resources available in modern FP-
GAs. Moving these functions into custom gateware has
additional benefits for parallel processing of simultaneous
measurements, reducing CPU load on the control PC,
and greatly reducing latency of qubit state decisions.
A. Filter design
The design of the channel filter for qubit readout is the
result of balancing several considerations:
1. bandwidth of the channel—should be some small
multiple of the resonator bandwidth, κ;
2. stopband attenuation sufficient to remove channel
crosstalk;
3. numerical stability—particularly when implemented
with either single precision or fixed-point represen-
tation;
4. latency;
5. computational resources.
Some of these criteria are in competition with each
other. For instance, one may decrease channel crosstalk
by using a higher-order filter, but this comes at the ex-
pense of increased latency and computational cost. Qubit
3devices used in our lab have typical resonator bandwidths
of 1− 3 MHz. In the high fidelity, QND readout regime
we have noticed harmonic content in the readout signal
at multiples of the dispersive shift, χ, that extends the
signal bandwidth by roughly a factor of 2. Consequently,
we have designed channel filters with 10 MHz bandwidth.
The downconversion structure of Fig. 2 selects symmet-
ric channels around the IF frequency; thus, a 10 MHz
channel corresponds to a filter with a 3 dB bandwidth of
5 MHz. We also want sufficient stopband attenuation to
limit channel crosstalk. We have chosen the stopband
attenuation such that a fullscale signal in an adjacent
channel is suppressed below the least-significant bit of
the selected channel. Given the signed 12-bit ADCs on
our target platform, this requires 20 log10(1/2
11) ≈ 66 dB
stopband attenuation.
The relatively narrow bandwidth of the readout chan-
nels compared to the 1 GS/s sampling rate of the ADC
leads to numerical stability problems in fixed-point or
single-precision designs. Re-expressed as a relative band-
width, the f3dB = 5 MHz channel described above has
n3dB = 0.01. However, it is difficult to construct stable fil-
ters with normalized bandwidth n3dB < 0.1. This may be
solved by cascading several polyphase decimating filters
to boost the 3 dB bandwidth of the later stages— this
brings an additional benefit of reducing the computational
resources.
B. Fast Integration Kernels
While the complete time-trace of the measurement
record is a useful debugging tool for observing and un-
derstanding the cavity response from the two (or more)
qubit states, a conventional channelizer with multiple
stages of signal processing (NCO mixing, filtering and
integrating) forces an undesirable latency. Take a typ-
ical example of 10 MHz channels spaced 20 MHz apart.
A Parks-McClellan23 designed FIR low-pass filter for a
250 MHz sampling rate with a pass band from 0− 5 MHz
and stop-band from 15 − 125 MHz with 60 dB suppres-
sion requires at least 86 taps. At a typical FPGA clock
speed of 250 MHz this results in 100s of nanoseconds of
latency. However, the qubit state decision reduces the
time dimension to a single value with a kernel integrator.
The intermediate filtering stage is thus superfluous if we
can construct an appropriate frequency-selective kernel.
This crucial insight enables us to drive down the signal
processing latency to a few clock cycles.
More formally, consider the discrete time measurement
record v(tl) for a total of length L samples. Applying the
DSP chain of Fig. 2 , the final single complex value qubit
state signal (before thresholding and ignoring decimation
for simplicity) is:
q =
L∑
l=0
kl︸ ︷︷ ︸
kernel

N∑
n=0
bn︸ ︷︷ ︸
filter
e−iω(tl−n)︸ ︷︷ ︸
mix-down
v(tl−n)

 , (1)
where the demodulation frequency is ω, the channel is
selected with an N -tap FIR filter with coefficients bn and
a final kernel integration kl is applied for the length of the
record L. The nested sum and product can be expanded
and the terms collected into a single kernel integration,
with a modified kernel
q =
L∑
l=0
k′lv(tl); k
′
l = e
−iωtl
N∑
n=0
kl+nbn. (2)
Thus, the three-stage pipeline of Fig. 2 is reduced into a
single-stage pipeline consisting solely of the kernel inte-
gration step.
This reduction of the pipeline to a single stage has
substantial advantages for DSP latency. In particular, the
FIR filter block of the three-stage pipeline has a minimum
latency of N clock cycles for a N-tap filter. As discussed
above, this can be 100s of nanoseconds and this single
filter stage consumes the entire latency budget in a single
step. By constrast, the DSP pipeline of Eq. 2 can be
achieved with 1-3 clock cycles of latency on the FPGA,
or ≤ 15 ns.
While equations 1 and 2 demonstrate the mathemati-
cal equivalence of the 1-stage and 3-stage DSP pipelines,
in practice it is not necessary to transform a baseband
integration kernel via Eq. 2. Instead, one can use the
average unfiltered (IF) response at the ADC after prepar-
ing a qubit in |0〉 and |1〉 to construct a matched filter22.
The frequency response of the resulting filter will match
that of the measurement pulse itself. Consequently, as
long as the measurement pulse is itself band-limited —
which should always be the case with an appropriately
designed dispersive cavity measurement — the resulting
matched filter will also optimally “channelize” the ADC
input and suppress interference from other multiplexed
qubit measurement channels.
C. Hardware Implementation
To minimize overall latency, we implement our QDSP
qubit readout system in custom FPGA gateware (QDSP -
github.com/BBN-Q/BBN-QDSP-X6) and software drivers
(libx6 - github.com/BBN-Q/libx6/) for a commercially
available hardware platform (Innovative Integration X6-
1000M). The X6 hardware provides two 12-bit 1 GS/s
ADCs and four 16-bit 500 MS/s DACs. Although QDSP
focuses on the receiver application, it also provides basic
AWG functionality to drive the DACs for simple wave-
forms such as measurement pulses. A block diagram of
the receiver section of the QDSP gateware is shown in
Fig. 3. The structure includes a fast path for low-latency
qubit state decision output, as well as a conventional re-
ceiver chain for debugging and calibration. The gateware
and drivers allow users to tap the data stream at several
points for data recording or debugging.
The raw ADC values from each ADC are presented to
the FPGA four samples wide at 250 MHz when sampling
at 1 GS/s (we sample at the maximum rate to minimize
noise aliasing). We immediately decimate by a factor of 4
by summing the four values so that subsequent processing
deals with only one sample per clock. This is mainly for
convenience: the raw integrators could run in parallel and
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FIG. 3. Block diagram of QDSP filter blocks, with low-
latency feedback (upper) and calibration/diagnostic (lower)
paths. The low-latency path drives digital outputs which
may be connected to the control system, such as the TDM
(see section IV). N copies (not shown) of this low-latency
path support multiplexed readout. The clock-domain crossing
(CDC) FIFO on the diagnostic path allows the low-pass filter
in the channelizer to run at a slower clock rate, easing timing
closure. Both slow and fast paths are duplicated four times
per ADC in order to handle multiplexed signals. The user
may choose to tap these data streams at various points, and
send the data over PCIe for recording on the host PC.
the data could be serialized for the subsequent filtering.
The data is copied to N IF kernel integrators for mul-
tiplexed readout. The outputs of these fast integrators
are connected to variable thresholders which drive digital
outs to make fast qubit state decisions available to the
pulse sequencing hardware for feedback. These values are
also available in software as complex values.
For more conventional downconversion, each raw stream
is also broadcast to a channelizer module. The module
consists of a numerically controlled oscillator (NCO) that
generates cosine and sine at the chosen frequency. The
incoming ADC data is multiplied with the NCO outputs
in a complex multiplier. The mixed signal is then low-pass
filtered by a two-stage decimating finite-impulse response
(FIR) filter chain. Polyphase FIR filters are chosen for
each stage to minimize use of specialized DSP hardware
on the FPGA. The FIR filters are equiripple with the
coefficients designed by the Remez exchange algorithm23.
The number of taps was chosen to optimally fit onto
the DSP blocks of the FPGA (with reuse from hardware
oversampling) and to suppress the stopband by 60 dB,
nearly down to the bit level of the 12-bit ADCs. The low-
pass filtered and decimated stream is useful for observing
and debugging the cavity response. Finally, a decision
engine using a baseband kernel integrator is attached to
the demodulated stream to complete the conventional
DSP chain.
III. DYNAMIC ARBITRARY PULSE SEQUENCING:
APS2
There are demanding requirements on bandwidth, la-
tency and noise for dynamic pulse sequencing with su-
perconducting qubits. The sequencer should naturally
represent the quantum circuit being applied, i.e., it should
be able to apply a sequence of ≈ 20 ns pulses (typical
single qubit gate times) rather than treating the entire
sequence as a waveform. Simply concatenating waveforms
together to create a sequence places extreme demands
on the size of waveform memory, and transferring and
compiling sequences to the AWG becomes an experimen-
tal bottleneck. The sequencer should be able to respond
to real-time information from qubit measurement results
to make dynamic sequence selection within some small
fraction of the relaxation time of the qubits. Finally, the
sequencer output should have sufficiently low noise not
to limit gate fidelity.
Typical AWGs rely on a precalculated list of sequences
played out in a predetermined manner, or at best, loops of
segments with simple jump responses to an event trigger.
Dynamic sequences that implement quantum algorithms
require more sophisticated control flow with conditional
logic and branching in response to measurement results.
In addition to dynamic control flow, the sequencer should
also support code reuse through function calls and loop-
ing constructs to keep memory requirements reasonable
for long verification and validation experiments such as
randomized benchmarking24 or gate set tomography25.
Figure 4 shows some elementary circuits that require
fast feedback or feedforward. A simple and immediately
useful primitive is the active reset of a qubit shown in
Fig. 4(a). This can remove entropy from the system by
refreshing ancilla qubits or simply improve the duty cycle
of an experiment in comparison to waiting several multi-
ples of T1 for the qubit to relax to the ground state. With
appropriate control flow instructions, reset with a maxi-
mum number of tries is naturally expressed as a looping
construct with conditional branching for breaking out of
the loop. Indeed the entire routine could be wrapped as
a function call to be reused at the beginning of every se-
quence. Entanglement generation by measurement, shown
in Fig. 4(b) is another useful primitive for resource state
production that relies on feedforward. The circuit is also
a useful testbench as it is very similar to the circuits for
syndrome measurement in error correcting codes. Finally,
Fig. 4(c) shows a more sophisticated use of feedforward.
Implementing T gates will most likely dominate the run
time of an error corrected quantum circuit26. However, if
the circuit can be probabilistic then the average T gate
depth can be reduced. These “repeat-until-success” cir-
cuits8 bring in one or more ancilla qubits and perform a
series of gates and interactions. Then, conditional on the
result of measuring the ancilla either the desired gate or
a identity operation has been applied to the data qubit.
In the identity case, the gate can be attempted again by
repeating the circuit with a refreshed ancilla.
The APS2 was constructed to satisfy all these crite-
ria by tailored design of the sequencer. The sequencing
engine processes an instruction set that provides full ar-
bitrary control flow and can play a new waveform every
6.66 ns (two FPGA clock cycles) to naturally and com-
pactly represent any superconducting qubit circuit with
feedback or feedfoward. Realtime state information is
fed in via high-speed serial links from the TDM. A cache
controller intermediates access to deep memory for longer
experiments. We now discuss in detail some of the design
choices.
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FIG. 4. Example circuits with dynamic steering: (a) ac-
tive qubit reset; (b) deterministic entanglement creation with
feedforward; (c) “repeat-until-success” implementation of a
non-Clifford gate V3 =
1+2iZ√
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A. Arbitrary Control Flow
Arbitrary control flow can be fulfilled with three con-
cepts: sequences, loops (repetition) and conditional ex-
ecution. We add to this set the concept of subroutines
because of their value in structured programming and
memory re-use. The gateware implements a control unit
state machine with four additional resources: a load-
able incrementing program counter indicating the current
address in instruction memory; a loadable decrementing
repeat counter; a stack that holds the repeat and program
counter values; and a comparison register that holds the
last comparison boolean result. The specific instruction
set supported is shown in Table I.
The WAVEFORM, MARKER and MODULATOR instructions en-
able analog and digital output and are immediately dis-
patched to output execution engines (see sections III A 1
and III A 2 below). The next two instructions, WAIT and
SYNC, enable synchronization both between output en-
gines on the same APS2 and between APS2 modules
(see section III A 1 below). The next set of instructions
provides arbitrary control-flow: LOAD REPEAT and REPEAT
enable looping constructs; LOAD CMP enables access to the
real-time steering information fed from the TDM; CMP
and GOTO enable conditional branching; CALL and RETURN
allow for subroutines and recursion, enabling, for exam-
ple, nested loops without multiple loop counters. Finally,
although not directly related to control flow, PREFETCH
gives hints to the cache controller to avoid cache misses.
1. Super-scalar Architecture
Each APS2 module has multiple outputs driven by in-
dividual execution engines: two analog channels and four
marker channels. We use dispatch from a single instruc-
tion stream to simplify synchronization of control flow
across multiple output engines (Fig. 5). Since each exe-
cution engine has its own internal FIFO buffer, this also
allows the decoder/dispatcher to greedily look ahead and
process instructions (contingent on deterministic control
flow) and potentially dispatch to the execution units. The
look ahead strategy absorbs the pipelining latency due to
an instruction counter address jump after a CALL, RETURN
program
counter
decoder /
dispatcher
Analog 1
Marker 1
instructions
control-ow
Analog 2
Marker 2 Marker 3 Marker 4
memory
FIG. 5. The APS2 has a superscalar architecture where a
linear instruction stream is dispatched to multiple execution
engines which then execute in parallel. The program counter
increments by default sending a stream of instruction to the
decoder/dispatcher. Control-flow instructions can cause the
decoder to jump the program counter and flush the instruction
stream coming from memory.
or REPEAT instruction.
The superscalar approach has to accept some additional
complexity in order to convert a serial instruction stream
into potentially simultaneous operations in the execution
engines. The APS2 provides two mechanisms to solve
this synchronization task. The first mechanism is a WAIT
instruction that stalls the execution engines until a trigger
signal arrives. While the engines are stalled, the control
flow unit/dispatcher continues to load instructions into
the output engine buffers. The execution engines respond
synchronously to trigger signals, so in this mechanism an
external signal provides simultaneity and a method to syn-
chronize multiple modules. The second mechanism, the
SYNC instruction, acts as a fence or barrier to ensure that
all execution engines are at the same point by stalling pro-
cessing of instructions until all engines’ execution queues
are empty. This is also useful for resynchronizing after
a non-deterministic wait time - e.g. an uncertain delay
before a measurement result is valid.
2. Output Engines
Each analog and digital output channel is sequenced
by a waveform or marker “output engine” that takes a
more limited set of instructions.
a. Waveform Engine The waveform engines create
analog waveforms from the following set of instructions:
1. PLAY play a waveform starting at a given address
for a given count;
2. WAIT stall playback until a trigger arrives;
3. SYNC stall until the main decoder indicates all en-
gines are synchronized;
6WAVEFORM dispatch instruction to waveform engine(s)
outputMARKER dispatch instruction to marker engine(s)
MODULATOR dispatch instruction to I/Q modulator engine
WAIT broadcast wait command to all output engines
}
synchronization
SYNC wait until all execution engine queues are empty
LOAD REPEAT load value into the repeat register

flow control
REPEAT if repeat register is 0 continue; otherwise decrement repeat register and jump to given address
LOAD CMP load comparison register with next value in serial link FIFO
CMP compare given mask to comparison register with given binary comparison operation (=, 6=,
<, >) and store result in comparison result register
GOTO jump to given instruction address (optionally conditionally)
CALL push stack and jump to the given instruction address (optionally conditionally)
RETURN pop stack and return to the call site
PREFETCH prefetch an instruction cache line
TABLE I. The APS2 instruction set which enables arbitrary control flow with waveform generation.
4. PREFETCH fill a page of the waveform cache from
deep memory - see section III B 2 for further details.
Typically, each PLAY instruction corresponds to a pulse
implementing a gate and so it is important that the
waveform engine be fed and be able to process instructions
on a timescale commensurate with superconducting qubit
control pulses. The main decoder can dispatch a waveform
instruction every 3.33 ns and the waveform engine can
jump to a new pulse every 6.66 ns. In addition, typical
pulse sequences contain idle periods of zero or constant
output. Rather than inefficiently storing repeated values
in waveform memory. Rather the instruction is “play this
waveform value for n samples”27. We refer to these as
Time-Amplitude (TA) pairs and can mark any waveform
command as such.
b. Marker Engine Marker engines creates digital out-
puts from the following set of instructions:
1. PLAY play marker with a given state for a given
count;
2. WAIT stall playback until a trigger arrives;
3. SYNC stall until the main decoder indicates all en-
gines are synchronized.
The natural sample rate for the marker PLAY commands
are in terms of the sequencer FPGA clock which runs at
a quarter of the analog output rate. To provide single
sample resolution we route the marker outputs through
dedicated serializer hardware (Xilinx OSERDESE2). For
all but the last sample the 4 marker samples are simply
copies of the desired output state. However, the last
word is programmable as part of the PLAY instruction to
provide full 833 ps resolution of the marker rising/falling
edge.
3. Modulation Engine
An APS2 module is typically used to drive the I and
Q ports of an I/Q mixer to modulate the amplitude
and phase of a microwave carrier, thus producing the
control or readout signal. To improve the on/off ratio,
the carrier is typically detuned from the qubit or cav-
ity frequency and the I/Q waveforms modulated at the
difference frequency with an appropriate phase shift to
single-sideband (SSB) modulate the carrier up or down
to the qubit/cavity frequency. Qubit control is defined
in a rotating frame at the qubit frequency so the phase
of the modulation has to track the detuning frequency.
Z-rotations are implemented as frame updates that shift
the phase of all subsequent pulses28. For deterministic
sequences, the modulation and frame changes can be
pre-calculated and stored as new waveforms in the pulse
library. However, for conditional execution or for experi-
ments with non-deterministic delays, this is not possible
and the modulation and frame changes must be done in
real-time.
To support both SSB modulation and dynamic frame
updates, the APS2 includes a modulation engine which
phase modulates the waveform output, and that can be
controlled via sequence instructions. The modulation
engine contains multiple NCOs to enable merging multiple
“logical” channels at different frequencies onto the same
physical channel pair. For example, to control two qubits,
two NCOs can be set to the detuning frequencies of each
qubit, and control pulses can be sent to either qubit with
the appropriate NCO selection, while the hardware tracks
the other qubit’s phase evolution. The phase applied to
each pulse is the sum of the accumulated phase increment
(for frequency detuning), a fixed phase offset (e.g. for
setting an X or Y pulse), and an accumulated frame (to
implement Z-rotations). The modulation engine supports
the following instructions
1. WAIT stall until a trigger is received;
2. SYNC stall until the main decoder indicates all en-
gines are synchronized;
3. RESET PHASE reset the phase and frame of the se-
lected NCO(s);
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FIG. 6. Block diagram of the APS2 modulation capabilities.
The modulation engine controls the NCO phase accumulators
and selects the desired NCO on a pulse-by-pulse basis. The
complex waveform data is rotated by the selected NCO’s phase
and subsequently processed by an arbitrary 2x2 matrix for
amplitude and phase imbalance correction, channel scaling,
and offset. To save FPGA resources and reduce latency, the
scaling is combined with the mixer correction.
4. SET PHASE OFFSET set the phase offset of the se-
lected NCO(s);
5. SET PHASE INCREMENT set the phase increment of
the selected NCO(s);
6. UPDATE FRAME update the frame of the selected
NCO(s);
7. MODULATE select a NCO for a given number of sam-
ples.
All NCO phase commands are held until the the next
instruction boundary, which is the end of the currently
playing MODULATE command or a synchronization signal
being received. The commands are held to allow them to
occur with effectively no delay: for example, the phase
should be reset when the trigger arrives; or a Z rotation
should happen instantaneously between two pulses.
In addition, I/Q mixers have imperfections that can be
compensated for by appropriate adjustments to the wave-
forms. In particular, carrier leakage may be minimized
by adjusting DC offsets, and amplitude/phase imbalance
compensated with a 2x2 correction matrix applied to the
I/Q pairs. The APS2 includes correction matrix and off-
set blocks after the modulator to effect these adjustments,
as shown in Fig. 6.
B. Caching Strategies
Some qubit experiments, e.g. calibration and characteri-
zation, require long sequences and/or many waveform vari-
ants. Supporting such sequences requires an AWG with
deep memory. However, AWG sequencers immediately
run into a well-known depth/speed trade-off for memory:
SDRAM with many gigabytes of memory has random
access times of 100s of nanoseconds whereas SRAM, or
on-board FPGA block RAM, can have access times of
only a few clock cycles but are typically limited to only a
few megabytes. This memory dichotomy drives some of
the sequencing characteristics of commercial AWGs. For
example, the Tektronix 5014B requires 400 ns to switch
sequence segments and the Keysight M8190A requires a
minimum sequence segment length of 1.37 ms. These de-
lay times are incompatible with the typical gate times of
10s of nanoseconds for superconducting qubits. However,
it is possible to borrow from CPU design and hide this
latency by adding instruction and waveform caches to the
memory interface.
The APS2 has 1 GB of DDR3 SDRAM to dynami-
cally allocate to a combination of sequence instructions
and waveforms. This corresponds to up to 128 million
sequence instructions or 256 million complex waveform
points, sufficient for most current experiments. The se-
quencer and waveform engines interface with this deep
memory through a cache controller with access to FPGA
block RAM. If the requested data is in the cache, then it
can be returned deterministically within a few clock cycles,
whereas if there is a cache miss the sequencer stalls while
the data is fetched from SDRAM. Cache misses during a
sequence are generally catastrophic given superconduct-
ing qubit coherence times. However, with heuristics and
PREFETCH hints from the compiler, the cache controller
can ensure data has been preloaded into the block RAM
before it is requested and avoid any cache stalls.
1. Instruction Cache
The APS2 instruction cache is split into two parts to
support two different heuristics about how sequences ad-
vance through the instruction stream—see Fig. 7(a-b). We
chose cache line sizes of 128 instructions or 1 kB, which
is significantly larger than those used in a typical CPU
(Intel/AMD processors typically have cache lines of only
64 bytes) but reflects the lack of a nested cache hierarchy
and the more typical linear playback of quantum gate
sequences. The first cache is a circular buffer centered
around the current instruction address that supports the
notion that the most likely direction is forward motion
through the instructions, with potential local jumps to
recently played addresses when looping. The controller
greedily prefetches additional cache lines ahead of the
current address but leaves a buffer of previously played
cache lines for looping. Function calls, or subroutines,
require random access so the second instruction cache is
fully associative. The associative cache lines are filled in
round-robin fashion with explicit PREFETCH instructions.
This first-in-first-out replacement strategy for the asso-
ciative cache ignores any information about cache line
usage. Since the cache controller tracks access, a sim-
ple extension would be a Least Recently Used (LRU) or
pseudo-LRU algorithm. It also places a significant burden
on the compiler to insert the PREFETCH instructions and
group subroutines into cache lines. However, given the
severe penalty of a cache miss it is difficult to envisage a
hardware-implemented cache controller that can alleviate
that burden.
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FIG. 7. Instruction and waveform cache architectures. The instruction cache has two parts: (a) a circular sequential instruction
cache that supports continuous playback by prefetching cache lines (green) following the cache line containing the currently
playing address (red) up to a local jump buffer of previously played lines (blue); (b) a fully associative subroutine cache that
supports jumps to arbitrary addresses and is explicitly filled by PREFETCH instructions. (c) The waveform cache supports either
single usage of the full 128 ksamples or a ping-pong mode where while one half is active the other half is filled by a waveform
engine PREFETCH command.
2. Waveform Cache
In use cases we have examined, waveform access does
not have the nearly linear structure of sequence instruc-
tions. Rather, a sequence tends to require random access
to a small library of short waveforms, where that library
may change over time due to calibration or feedback sig-
nals, or the desire to scan a range of waveforms. The
APS2 has a waveform cache of 128 ksamples to support
fast access to a large waveform library. For scenarios
demanding that the library change over time, the cache
is split into two pages of 64 ksamples—see Fig. 7(c). The
cache is composed of dual-port block RAM and so a se-
quence can be actively playing waveforms from one page
while the second page is filled from SDRAM. The two
pages’ roles can then alternate supporting total waveform
library sizes up to the limit of the SDRAM. For this mode
of operation we do not expect to change the waveform li-
brary within a single sequence. Filling an entire waveform
cache page takes ∼ 180µs, meaning that at typical repe-
tition rates of 10s of kHz we can exchange the waveform
library every few sequences.
IV. SYNTHESIZING AND DISTRIBUTING STEERING
INFORMATION
As we move beyond simple single qubit feedback cir-
cuits we need to synthesize steering decisions from mul-
tiple qubit measurement results, and then communicate
the steering decision to multiple sequencers. We have
designed a dedicated hardware module, the Trigger Dis-
tribution Module (TDM), to take in up to eight qubit
state decisions and send steering information to up to
nine pulse sequencers—see Fig. 8 for a block diagram.
There are eight SMA inputs that feed variable com-
parators for reading in qubit measurement results from
QDSP, with one input used as a data valid strobe. The
TDM can communicate to all the APS2 modules in an
enclosure via a high speed serial connection over SATA
cables. The star distribution network also allows us to use
the distribution module for synchronization. A reserved
symbol acts as a trigger that can be broadcast to all APS2
modules in an enclosure for synchronous multi-module
output. There is one additional SATA serial link that can
output
SATA
output
SATA
x8
trigger
generator
input
SATA
steering logic
x9
FIG. 8. Block diagram of the Trigger Distribution Mod-
ule (TDM) functionality. 8 SMA inputs to programmable
comparators send qubit state information to the control logic.
High-speed serial connections over SATA cables provide input
from other TDM modules and output to APS2 and TDM mod-
ules. The TDM can send a system-wide trigger for intra-crate
synchronization
be used for inter-crate communications with other TDM’s
for for future larger circuits that cannot be controlled
with a single crate.
The baseline TDM gateware APS2-TDM (github.com/
BBN-Q/APS2-TDM) currently broadcasts the measurement
results to all APS2 modules. As a result, every APS2
must allow a sequence branch for each result, even when
the controlled qubit is not affected by that particular
measurement. A more flexible decision logic and sequence
steering will become critical in larger circuits. Since all
measurement results flow through the TDM, it is natural
to consider it orchestrating the entire experiment. For
example, in error correction, syndrome decoding could
be implemented by the TDM and the required qubit
corrections sent to the relevant APS2s only. We see the
TDM as a testbed for building out a more scalable qubit
control platform with a hierarchy of controllers, where the
TDM assumes the role of routing measurement results
and steering the computation.
V. LATENCY
With all the pieces in place we can examine the latency
budget of a closed feedback loop and highlight potential
areas for improvement. A detailed listing is provided in
Table II. The total latency from the end of a measurement
9pulse to the next conditional pulse coming out of the APS2
is ≈ 430 ns. Our test setup incurs an additional ≈ 110 ns
of latency from cabling to/from the qubit device in the
dilution refrigerator, as well as analog filtering. The total
latency is comparable to 1% of the qubit relaxation time
and our measurement time, and is not the limiting factor
in our circuit implementation fidelities.
Step Latency (ns)
ADC capture 32
digital signal processing 56 (14 clocks)
X6 to TDM interface 10 (1 clock)
TDM distribution logic 10 (1 clock)
TDM to APS2 module interface 210
APS2 address jump 53 (16 clocks)
APS2 waveform signal processing 30 (9 clocks)
DAC output 29
Total 428
TABLE II. Latency budget for closed loop qubit control.
However, there are a few areas amenable to improve-
ment. The APS2 design prioritized instruction through-
put and waveform cache size. This required significant
buffering and pipelining. Optimizing instead for latency
could tradeoff those capabilities for reduced latency for
an APS2 address jump. The serial link between the TDM
and APS2 is slow due to FIFOs that manage data transfer
through asynchronous clock domains. However, synchro-
nizing the TDM and APS2 to a common 10 MHz reference
creates a stable phase relationship between clocks domains
which would allow these FIFOs to be removed and save
≈ 100 ns. Modest benefit could be obtained by integrat-
ing the readout system into the TDM, saving two data
transfer steps.
While not listed in the table, the delays from cabling
and analog filtering are also non-negligible. Since we
digitize data at 1GS/s, minimal analog low pass filtering
after mixing down to the IF is necessary, except to prevent
overloading amplifiers or the ADC. Moving the hardware
physically closer to the top of the dilution refrigerator
would save ≈ 20 ns. The reduction in cable delays is one
potential benefit to cyrogenic control systems, but is only
a fraction of the total latency budget.
VI. FEEDBACK AND FEEDFORWARD IN CIRCUIT
QED
The integration of QDP systems and APS2/TDM mod-
ules into a circuit QED apparatus enables a variety
of qubit experiments requiring feedback or feedforward.
Feedback indicates that measurements modify control of
the measured qubit, while in feedforward the conditional
control acts on different qubits. Here we present some
examples of simultaneous dynamic control of up to three
qubits. We emphasize that the hardware system was
designed for flexible multi-qubit experiments that allows
for programming different experiments in software, with
minimal or no hardware changes.
The quantum processor used here, first introduced in
Ref. 29, is a five-qubit superconducting device housed in
a dilution refrigerator at ≈ 10 mK. The wiring inside the
refrigerator is very similar to the reference above, with
the exception of the addition of a Josephson parametric
amplifier (JPA)30 to boost the readout fidelity of one
qubit. The control flow of qubit instructions, previously a
pre-orchestrated sequence of gates and measurements, is
now steered in real time by a TDM. This module receives
the digital qubit measurements from QDSP digital outputs,
and distributes the relevant data to the APS2 units which
then conditionally execute sequences.
A. Fast qubit initialization
As a first test of our control hardware, we start with
the simplest closed-loop feedback scheme — fast qubit
reset9,10. A reliable way to initialize qubit registers is
one of the prerequisites for quantum computation31. Con-
ventionally, initialization of superconducting qubits is
accomplished by passive thermalization of the qubit to
the near zero-temperature environment. However, with
a characteristic relaxation time T1 = 40µs (see Table II
for relaxation time details), the necessary waiting con-
stitutes the majority of the experiment wall clock time.
Furthermore, passive initialization slows re-use of ancilla
qubits during a computation, a feature that would relieve
the need for a continuous stream of fresh qubits in a
fault-tolerant system32.
Feedback-based reset aims to remove entropy on de-
mand using measurement and a conditional bit-flip gate
(Fig. 9 inset)9. This operation ideally resets the qubit
state to |0〉 if the measurement result is 1, or leaves it
unchanged if 0, giving an unconditional output state
|0〉. The effect of reset is evident when considering the
initialization success probability compared to no reset
(passive initialization) (Fig. 9). As the initialization time
is decreased to T1 or lower, passive initialization becomes
increasingly faulty, while active reset is largely unaffected.
We extend this protocol to reset a register of three
qubits simultaneously. This is accomplished with no ad-
ditional hardware beyond that already required for the
open-loop control of the same number of qubits. We
exploit frequency multiplexing to combine two readout
signals, so that all signal processing can be accomplished
with the two analog inputs of a single X6-1000M. The
control flow simply replicates the conditional bit-flip logic
across the three qubits |A〉 , |B〉 , |C〉 (Fig. 10a). We as-
sess the performance of the three-qubit reset by measur-
ing the success probabilities for resetting each individual
qubit starting from the eight computational input states
(Fig. 10b). The deviation in success probabilies is largely
due to the difference in readout fidelities (Table VI C), as
only qubit |C〉 is equipped with a JPA.
B. Measurement-based S and T gates
Our hardware is also readily applicable to feedforward
scenarios, where the result of a measurement conditions
10
X X
repeat
FIG. 9. Fast qubit initialization. A simple experiment
consisting of a single X gate is repeated with variable initial-
ization time. Feedback (green) is used to reset the qubit in
the ground state |0〉 faster than by waiting for its thermal
relaxation (blue). The success probability is defined as the
probability to find the qubit in |0〉 at the end of each cycle.
Inset: gate sequence per cycle, with a dashed box indicating
the feedback loop. Similar to Ref. 9.
the control of different qubits. A first example is the real-
ization of measurement-based gates. In an error-corrected
circuit, gates on a logical qubit can be made fault-tolerant
by applying them transversally to all the underlying phys-
ical qubits. However, for any given code, a universal
gate set cannot all be implemented transversally33. For
instance, in the surface code, all Pauli operations X, Y ,
Z are transversal, but partial rotations such as Z(pi/2)
are not. To fill this gap, fault-tolerant gates can be con-
structed with interactions with ancilla qubits and control
conditioned on measurement results6.
Here we demonstrate the basic principle of
measurement-based gates, implementing partial Z
rotations on a physical qubit, using an ancilla and
feedforward operations. The initial state of the ancilla,
which can be prepared offline to the computation,
determines the rotation angle θ. Typical gates are
denoted with S (θ = pi/4) and T (θ = pi/8). An S gate
can be decomposed into an ancilla measurement and
a conditional Z(pi) gate6, which is transversal in the
surface code (Fig. 11a). Starting with the ancilla in a
superposition state, |ψ0〉 = (|0〉+ |1〉)/
√
2, the result of
the ancilla measurement determines whether the final
state approximates the desired S |ψ0〉 = (|0〉+ i |1〉)/
√
2
(Fig. 11d), or the pi shifted ZS |ψ0〉 (e). In the latter case,
a corrective Z, applied as a frame update (see Sec. III A 3),
gives the intended state S |ψ0〉 deterministically (f). The
reduced coherence, indicated by the length of the arrow,
is mainly due to the measurement time (0.9µs), with the
addition of ∼ 0.54µs decision latency in (f).
Similarly, a T gate can be implemented with a different
ancilla preparation and a conditional S gate (Fig. 11b).
However, as seen before, the S gate cannot be applied
transversally, so it is in turn decomposed into the feedfor-
ward sequence above. The result is a nested feedforward
XX|AÚ
|BÚ
|CÚ
XX
XX
(b)
(a)
Fb x1 Fb x2
FIG. 10. Simultaneous reset of three qubits. (a) Frequency
multiplexed signals are used to independently measure three
qubits in a single QDSP card. A second round of reset can be
concatenated to improve performance. (b) Success probability
to reset each qubit measured after 1 (light bars) and two (dark)
rounds. Only one of the readout lines (qubit C) is equipped
with a superconducting parametric amplifier30, granting higher
readout and reset fidelities.
loop with up to two ancilla measurements and conditional
sequences (Fig. 11c). We reuse the same ancilla in the
second round, taking advantage of the first measurement
to initialize it in a known state. By using the CLEAR
protocol34, we reduce the latency before we can reuse the
ancilla (Fig. 11g-i).
C. Entanglement generation through measurement
With three qubits, feedforward control can be used to
generate entanglement by measurement. Two qubits sep-
arately interact with a third ancilla qubit to implement
a parity measurement of the first two qubits (Fig. 12a).
With the first two qubits starting in an equal superposi-
tion state, the parity measurement projects them onto
either an even or odd Bell state with the ancilla mea-
surement result containing the information about which
(Fig. 12b-c). This parity measurement scenario, with
ancillas and feedforward, is also relevant for syndrome
extraction in quantum error correction schemes35,36 and
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FIG. 11. Measurement-based S and T gates. Gate sequence
to implement S (a) and T (b, c) gates with an ancilla and
feedforward. To construct (c), we replace the S gate in (b)
with the circuit from (a). (d-i) Projected state tomography
on the x-y plane for initial state |x〉 = (|0〉 + |1〉)/√2 and
applied S (d-f) and T (g-i). The data are postselected on the
ancilla measurement result a = 0 (d, g), a = 1 (e, h), or not
postselected when feedforward is activated (f,i). The T gate
can be made fully transversal by conditionally implementing
the S correction as another feedforward subroutine. (c, and
pink arrow in i).
has been experimentally demonstrated in post-selected
form1,37. With our hardware we can go one step further,
and deterministically create the odd state by converting
the projected even state into an odd one by a conditional
bit-flip on one of the data qubits (Fig. 12d). This de-
terministic protocol has also been realized in Ref. 3, but
with the ancilla qubit replaced by a cavity mode.
VII. CONCLUSION
The APS2 and QDSP platforms are a complete hardware
solution for dynamic quantum computing systems. They
achieve this with tailored gateware and hardware that
enable flexible, low-latency manipulation, thus allowing
users to program generic quantum circuits without hard-
ware reconfiguration. We have proved this hardware in
situ with a superconducting quantum processor, showing
a variety of novel dynamic circuits utilizing feedback and
feedforward. To further improve this platform we intend
(b)
(d)
(c)
RY90
Y90
180
(a)
FIG. 12. State tomography of entanglement by measurement
and feedforward. The post-selected result of a two-qubit
parity measurement (a) determines whether the qubits are
projected onto an even (b) or odd (c) entangled state1,37.
Programming feedforward control that conditionally switches
the parity from even to odd generates the target entangled
state deterministically3 (d). State tomograms shown in the
Pauli basis. Opaque (transparent) bars indicate the measured
(ideal) expectation values for the two-qubit Pauli operators.
to integrate control and readout into a unified hardware
system, investigate improvements to the APS2 analog
output chain and generalize system synchronization.
Upconversion systems generically require a multitude of
components and suffer from various mixer imperfections,
leading to instability and a spectrum polluted by mixer
product spurs. Future hardware revisions may solve these
issues by moving to faster RF DACs that can directly gen-
erate microwave tones with a cleaner spectrum38. Direct
RF output allows for greater frequency agility, allowing
for channel re-use for both control and measurement. New
DACs with sampling rates from 4–6 GS/s support out-
put modes that direct power into higher Nyquist zones,
removing pressure for ultra-high clock speeds. Future FP-
GAs may include many on-chip RF DACs39, potentially
drastically increasing channel densities in control systems.
The typical way to achieve system synchronization is
by building trigger fanout trees. This strategy becomes
increasingly cumbersome and fragile as system sizes grow.
A more scalable approach consists of sharing frequency
and time between all devices, so that all modules in the
system have a synchronous copy of a global counter. To
achieve this, future hardware revisions may incorporate a
time distribution protocol such as White Rabbit40. Shar-
12
Fig. 9 Fig. 10 Fig. 12
Measurement time (µs) 2.2 4.5 2.2
Characteristic relaxation time T1 (µs) ∼ 20 ∼ 40 (A), 40 (B), 20 (C) ∼ 20
Measurement assignment fidelity 0.95 0.70 (A), 0.81 (B), 0.94 (C) 0.95
TABLE III. Relevant measurement and qubit parameters for the experiments in Figs. 9-12.
ing time changes the synchronization paradigm from “go
on trigger” to “go at time t”.
Finally, we are exploring methods to combine real-time
computation with dynamic control-flow on the individual
APSs. For example, a controller of a system of logical
qubits must combine information from a logical decoder
with program control-flow. A softcore CPU running on
the TDM would enable rapid development of realtime
infrastructure.
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